TPW

TSMC-03-636

MAY 0 6 2004 CA

April 30, 2004

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/812,729 03/30/04

Hsien-Ping Feng et al.

POST ECP MULTI-STEP ANNEAL/H2
TREATMENT TO REDUCE FILM IMPURITY

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on May 4, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

- U.S. Patent 6,380,084 to Lim et al., "Method to Form High Performance Copper Damascene Interconnects by De-Coupling Via and Metal Line Filling," discloses a method to form robust dual damascene interconnects by decoupling via and connective line trench filling.
- U.S. Patent 6,582,569 to Chiang et al., "Process for Sputtering Copper in a Self Ionized Plasma," describes a self ionized plasma (SIP) method for sputtering copper.
- U.S. Patent Application Publication US 2003/0140988 A1 to Gandikota et al., "Electroless Deposition Method Over Sub-Micron Apertures," discusses a catalytic layer of a noble or semi-noble metal deposited on a seed layer to patch any discontinuities.
- U.S. Patent 6,077,780 to Dubin, "Method for Filling High Aspect Ratio Openings of an Integrated Circuit to Minimize Electromigration Failure," discusses a copper seed layer deposited in an opening and annealed above 200 degrees C to reflow the copper seed layer and minimize the number of seams or grain boundaries in the layer.

- U.S. Patent 6,245,670 to Cheung et al., "Method for Filling a Dual Damascene Opening Having High Aspect Ratio to Minimize Electromigration Failure," discusses a via in a dual damascene structure filled by an electroless plating process.
- U.S. Patent 6,391,777 to Chen et al., "Two-Stage Cu Anneal to Improve Cu Damascene Process," discloses a two stage copper anneal to improve reliablilty of a copper damascene interconnect.
- U.S. Patent 6,350,688 to Liu et al., "Via RC Improvement for Copper Damascene and Beyond Technology," discloses an anneal procedure that is applied to copper damascene via interconnects after copper ECP deposition and prior to copper planarization.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

Form PTO-1	449	9						······································		Doctor(Humber (Copations)		Minchou Homen	<u> </u>		
O PINFORMATION DISCLOSURE CITATION											TSMC-03-636 10/812,729				
MAY 0 6 2004 IN AN APPLICATION.											Hsien-Ping Feng et al.				
													מישט אין נאיין		
TRADEMANT.)								11.5	PATE	NT DOCUMENTS	7			
EXAMINEN	DC	DOCUMENT HUMBER DATE									MARK DOCOMENTS		T	01.4	37 to Dx
МЛИГ	-						-					CIVII	Mecri	¥ 10°F	NOMULTE
	6	3	8	0	0	8	4	43002	Lim	ė	-d.	435	8 687	10/2	2/00
	6	5	8	2	<u>5</u>	6	9	6/24/03	Chi	ana	, et al.	204	192.17	10/	10/00
	6	0	7	1	7	8	٥	6/20/00	Dul	<u> in</u>		438	687	12/	3/97
	6	2	4	5	6	7	0	6/12/01	Che	e wi	na et al.	438	637	2/1	9/99
·.	6	ll						5/21/02	•	en	et al.	438		5/2	-101
	6	3	5	٥	6	8	8	2/26/02	Liu	<u></u>	t al.	438	687	8/1	100
								,							
_				٠.					,						
								•							
FOREIGN PATENT DOCUMENTS															
	DOCUMENT NUMBE						T	OUTE		СОЛИТИЛ		cuss	SUBCLASS	Yransi	
	$\overline{}$	\neg	Т	7		T	╁					-		YES	1 100
		- -	+		-	-j-	-		~		· · · · · · · · · · · · · · · · · · ·			 	-
		- -	-	-	- -	- -	- -					-			
		_	-	_	_	_ _	_ _		 			-			
		_ .	_ -	_ .	_ -	_ -	_ _								<u> </u>
						1									
·											JMENTS (Indudm A				
	X	N	S	P	لم	رو	<u></u>	t Ape	- Publ	اده	tion us 20	03/01	40988	AL	+0
	×	(5.0	٤r	d	ì	K	ota	cta	<u>l., </u>	Pub. Date o	7/31/	03, Fil	ed o	11/28/02
	X							148/	,				·		
			-									<u>-</u>			
EXAMIÉR	!								**************************************		DATE CONCOENED	,,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
															ļ
															